Short between Gate and Source Contacts in FinFET - Integrated Circuits and Materials - - An Online Book - |
||||||||
| Integrated Circuits and Materials http://www.globalsino.com/ICsAndMaterials/ | ||||||||
| Chapter/Index: Introduction | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | Appendix | ||||||||
================================================================================= Figure 3829a shows electrical shorts between gate and source contacts in advanced FinFET technology.
============================================
[1] Jieming Pan, Kain Lu Low, Joydeep Ghosh, Senthilnath Jayavelu, Md Meftahul Ferdaus, Shang Yi Lim, Evgeny Zamburg, Yida Li, Baoshan Tang, Xinghua Wang, Jin Feng Leong, Savitha Ramasamy, Tonio Buonassisi, Chen-Khong Tham, and Aaron Voon-Yew Thean, Transfer Learning-Based Artificial Intelligence-Integrated Physical Modeling to Enable Failure Analysis for 3 Nanometer and Smaller Silicon-Based CMOS Transistors, ACS Appl. Nano Mater., 4, 6903−6915, https://doi.org/10.1021/acsanm.1c00960, 2021.
|
||||||||
| ================================================================================= | ||||||||
|
|
||||||||