Open and Folded Bitline Array & Cells in DRAM - Integrated Circuits and Materials - - An Online Book - |
||||||||
| Integrated Circuits and Materials http://www.globalsino.com/ICsAndMaterials/ | ||||||||
| Chapter/Index: Introduction | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | Appendix | ||||||||
================================================================================= Figure 4206 shows the open and folded bitline array & cells in DRAM. A folded bitline sense-amplifier architecture is generally used in conventional DRAM.
============================================
[1] Bruce Jacob, Digital VLSI Design CMOS Memories and Systems, Part II, DRAM Circuits, 2004.
|
||||||||
| ================================================================================= | ||||||||
|
|
||||||||