Logic one and logic zero in DRAM

Logic One and Logic Zero in DRAM
- Integrated Circuits and Materials -
- An Online Book -

Integrated Circuits and Materials http://www.globalsino.com/ICsAndMaterials/

Chapter/Index: Introduction | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | Appendix

=================================================================================

Data pins in the DDR circuitry are labeled DQ. Figure 4208 shows an example of waveforms for the read-modify-write cycle

Column-write command and timing for DDR SDRAM and DDR2 SDRAM devices

Figure 4208. Waveforms for the read-modify-write cycle: the cell data is first read out and then new data is written back. An mbit (memory bit) one level (+V_CC/2) corresponds to a logic one at the DQ terminal, and an mbit zero level (-V_CC/2) corresponds to a logic zero at the DQ terminal. NLAT*, which is initially at V_CC/2, drives LOW to begin the sensing operation. [1]

============================================

[1] Brent Keeth, R. Jacob Baker, Brian Johnson, Feng Lin, DRAM Circuit Design: Fundamental and High-Speed Topics , 2nd Edition, 2007.

=================================================================================